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ABSTRACT
Boost converters are electronic devices that are widely used to power devices that
require a higher voltage than the input voltage supply can deliver. When designing boost
converter systems, it is difficult to optimize component values without damaging
components. Models and simulations of a boost converter are developed to give insight
into how to design the system and prevent harm to the boost converter. In particular, a
state-space averaged (SSA) model of a DC-DC boost converter that includes a
secondary inductor and parasitic resistances is developed. This model is then further
developed to match a hardware bidirectional DC-DC boost converter that operates in
continuous conduction mode (CCM) and uses voltage-mode with current-mode control.
The SSA model is used to simulate an actual hardware boost converter system. The SSA
based simulation successfully matched experimental data of the hardware boost
converter system at low (10kW) and medium (60 – 120kW) level power outputs, but
only approximately matched the system behavior at high (250kW) level power outputs.
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CHAPTER 1

INTRODUCTION

In power electronics, boost converters are widely used to power devices. There
are many types of voltage supplies, such as batteries, fuel cells, and generators that can
provide a constant voltage. However, the load may require a voltage that is higher than
that which can be supplied. The boost converter is responsible for taking this lower
input voltage and converting it to the higher voltage required. Boost converters do not
generate power; rather, they use an inductor and a switch to store energy and release it
at levels greater than that provided by the input [1].
When designing a boost converter, there are many things to consider. High
power outputs can require levels of current and voltage that can damage the system
[2]. The voltage source or the load may not be ideal and can change in time [3]. There
are parasitic resistances in the components that affect the system’s ability to deliver
the necessary power [4-6]. Secondary components may be required to stabilize the
output of the converter [2].
To aid in designing a boost converter, simulations are developed to analyze
variables in the system. However, simulations that fully recreate the boost converters
can be computationally complex and taxing to run, and due to the non-linear nature of
boost converters, provide little insight into how to improve the system. In these cases,
averaging techniques that are much less taxing to simulate and can provide the general
behavior of the system are used to model the converter [7]. A popular method of
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averaging boost converters is the state-space averaging (SSA) method [8-13]. This
method averages the models over the possible operating conditions it can exist in,
usually regarding time. These averaged models also offer a means to linearize the
system using small signal analysis, which aids in developing a control system for the
converter [1, 14].
This work will focus on the function of boost converters and how to develop an
SSA model that can be implemented as a simulation. First, a background on general,
ideal boost converters and how to model those using SSA methods will be presented.
Then a complex hardware DC-DC bidirectional boost converter with parasitic
resistances, secondary inductor, non-ideal voltage source, and multiple switching
devices, will be introduced. An SSA model describing the hardware of the converter
will be developed, first describing only its parasitic resistances and secondary
inductor. This will then be used to develop a model that includes the non-ideal voltage
source and multiple switching devices of the hardware in order to provide a complete
description of the converter. This final SSA model will then be implemented as a
simulation and a comparison between the model and the hardware will be conducted
to determine the accuracy and limitations of the model.
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CHAPTER 2

BACKGROUND

2.1 – Boost Converters
A boost converter is an electronic device that produces a greater output voltage
than that of its input voltage without generating power. These devices are widely used
in electronic power supplies where the voltage source is not large enough to power the
required load. Boost converters store and release energy using an inductor and a
switching device to generate the higher voltage. Since these devices do not generate
power, there is power lost in the conversion, although this can be minimized by
implementing a control system.

2.1.1 – Simple Boost Converter Topology
The general topology of a simple boost converter can be seen in Fig. 1. There
is a constant voltage supply (Vin) in series with an inductor (L). This inductor is
connected to a diode (D) and a single pole single throw (SPST) switch. The switch
connects back to the voltage supply, and the diode connects to a capacitor (C) in
parallel with the load, which is modelled as a resistor (Rload). This resistor and
capacitor then connect back to the negative terminal of the voltage supply.
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Figure 1 General Topology of a simple boost converter.

2.1.2 – Boost Converter Function
The boost converter converts a low voltage into a higher voltage by using the
switch to manipulate the current to store and release energy in the inductor. Inductors
are components that resist a change of flow in current. The inductor resists a positive
change in the rate of current flowing through it by storing energy in a magnetic field
and increasing the voltage across the inductor. When the current through the inductor
decreases, the inductor releases this stored energy in an attempt restore the decreasing
current, becoming another supply of voltage for the output.
By using the switch, the boost converter causes the current in the inductor to
increase and decrease. When the switch is closed, there is little resistance in the circuit
from Vin, through the inductor and switch, and back to Vin. This allows the current
output from Vin to increase, thus causing the inductor to store energy in its magnetic
field. When the switch is opened, there is more resistance in the circuit due to the load.
This causes the current through the inductor to drop, therefore causing it to release that
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stored energy. This voltage from the inductor plus that of the input voltage is how the
boost converter is able to supply a greater voltage to the load.
During proper operation of the boost converter, the capacitor voltage (vc) is
fully charged to the level of voltage required for the load. Thus, when the switch is
closed and the output stage (C and Rload) is isolated from the input stage (Vin and L),
the capacitor acts as the voltage source for the load. This drains the capacitor of its
charge, however, when the switch is opened again, the input stage recharges the
capacitor. To ensure a near constant output voltage, the capacitor must be chosen so
that the RC time constant of the output stage is large enough that the drain on vc is
negligible during the time the switch is open.
The behavior of the boost converter is dependent on how quickly the switch
goes through one cycle of open, to close, and back to open. This amount of time is
called the switching period (Ts). The switching frequency (fs) is related to the
switching period through the relation
𝑓𝑠 =

1
𝑇𝑠

The switch can only be in two states, open and closed. The duty ratio is the
ratio of time during the switching period that the switch spends in these two operating
conditions. The duty ratio for when the switch is open (dop) and for when the switch is
closed (dcl) can be found by comparing the amount of time the switch is open (Top) and
the amount of time the switch is closed (Tcl) to the total switching period.
𝑑𝑜𝑝 =

𝑇𝑜𝑝
𝑇𝑠

𝑑𝑐𝑙 =

𝑇𝑐𝑙
𝑇𝑠
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These ratios have the relationship
1 = 𝑑𝑜𝑝 + 𝑑𝑐𝑙
Due to this relation, it is common to refer to dcl as the duty cycle (dc) of the system.
Since the boost converter depends so heavily on this switching action, a
general calculation of the voltage across the load (Vload) can be obtained from the duty
cycle and input voltage.
𝑉𝑙𝑜𝑎𝑑 =

1
𝑉
1 − 𝑑𝑐 𝑖𝑛

Because of the switching action, the voltage across the load can fluctuate slightly,
however it is near constant due to the capacitor C providing voltage for the load when
the switch is closed.

2.1.3 – Boost Converter Control
In many applications, the load of the boost converter is not constant, or the
voltage supply is not constant [3]. In these cases, the duty cycle of the converter must
be controlled to provide a consistent and stable output. There are two popular methods
of control for boost converters using closed-loop (or feedback) control: voltage-mode
control, and voltage-mode with current-mode control [1, 2, 14]. In these two methods,
proportional-integral-derivative (PID) control is used. This work will focus on
proportional-integral, or PI, control.

Voltage-Mode Control
In voltage-mode control, the voltage being delivered to the load (Vload), is
monitored and used to calculate the correct duty cycle for the system. A drop in the
6

load voltage from what is required relates to an increase in the duty cycle. A general
block diagram for voltage-mode control can be seen in Fig. 2.

Figure 2 Block diagram of a system utilizing voltage-mode control.

The load voltage is measured and compared to a reference voltage (Vref), and
the difference between these two signals is the error signal (e). This error is sent
through the PI controller which calculates the duty cycle
𝑑𝑐 = 𝑘𝑝 𝑒 + ∫(𝑘𝑖 𝑒)𝑑𝑡
Where kp is the proportional gain, and ki is the integral gain. The gains of the PI
controller are chosen to produce an appropriate duty cycle for the system.

Voltage-Mode with Current-Mode Control
In voltage-mode with current-mode control, both the load voltage and the
current through the inductor are measured to calculate the correct duty cycle for the
system. The current-mode control is used to provide information about the source and
is a form of feedforward control. When used in conjunction with voltage-mode
control, this method can provide better stability for the overall controller. A general
block diagram for this method can be seen in Fig. 3.
7

Figure 3 Block diagram of a system utilizing voltage-mode with current-mode control.

Similar to voltage-mode control, the load voltage is measured and compared to
a reference, creating an error signal (ev). However, unlike in pure voltage-mode
control, this error is sent through a PI controller to calculate a reference current (Iref).
The current through the inductor (IL) is then compared to this reference current
creating another error signal (ei), which is then used to determine the appropriate duty
cycle via a PI controller. Equations for the reference current and duty cycle are shown
below
𝐼𝑟𝑒𝑓 = 𝑘𝑝𝑣 𝑒𝑣 + ∫(𝑘𝑖𝑣 𝑒𝑣 )𝑑𝑡
𝑒𝑖 = 𝐼𝑟𝑒𝑓 − 𝐼𝐿
𝑑𝑐 = 𝑘𝑝𝑖 𝑒𝑖 + ∫(𝑘𝑖𝑖 𝑒𝑖 )𝑑𝑡
Where kpv and kiv are the proportional gain and integral gain for the voltage-mode
controller, and kpi and kii are the proportional gain and integral gain for the currentmode controller.
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2.1.4 – Boost Converter Conduction Modes
Boost converters have two main modes of conduction. Discontinuous
Conduction Mode (DCM) and Continuous Conduction Mode (CCM) [5-7]. These
modes describe the behavior of the current through the inductor. This work will focus
on boost converters operating in CCM, but both modes are explored below.

Discontinuous Conduction Mode (DCM)
In DCM, the current through the inductor is not maintained for a period of time
during one switching cycle. This means that the current through the inductor remains
at 0A for a portion of the switching period when the switch is open. A waveform of
the inductor’s current can be seen in Fig. 4.

Figure 4 Inductor current for a boost converter operating in DCM.
9

Continuous Conduction Mode (CCM)
In CCM, the current through the inductor never remains at 0A for a significant
portion of time, although it may pass through 0A during a switching period. A
waveform of the inductor’s current can be seen in Fig. 5.

Figure 5 Inductor current for a boost converter operating in CCM.
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2.2 – Averaging Techniques
In power electronics, especially that of converters, systems can produce signals
that fluctuate rapidly in time [8, 13]. While important in their proper functioning, these
fluctuations can make it difficult to explore how the system acts in order to gain an
understanding of how to improve their design. To find the general behavior of the
system, averaging methods have been developed for these situations. State-space
averaging (SSA) is a popular method for averaging a system with signals that undergo
small, and rapid changes [1, 7, 8, 13]. SSA defines the different states of a system and
averages them with respect to some variable, usually time. A “state” of the system is
defined as a permutation of the system for a given operating condition, such as when
the switch in a boost converter is open, or closed. SSA offers a way to develop a
linearized model of the system using small signal analysis. This allows for the use of
control design methods based on linear systems and the Laplace transform [1, 10, 15].

2.2.1 – General Procedure
The general procedure for developing an SSA model of a system involves
three main parts. First, the different states, or operating conditions, for the system are
defined and the variable for how each state is related is determined. Next, important
state-space variables are identified and state-space models for these variables are
developed. Finally, these state-space models are averaged together via the averaging
variable to find the SSA model. The procedure is shown for an ideal boost converter
below.
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Definition of the System’s States
In an ideal boost converter operating in CCM, there are two states for the
converter. The overall topology and two states can be seen in Fig. 6.

Figure 6 Simple boost converter for SSA (a) Ideal boost converter diagram. (b) "ON"
state of system. (c) "OFF" state of system.
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The “ON” state of the converter is defined for when the switch is “ON”, or
closed. The “OFF” state of the converter is defined for when the switch is “OFF”, or
open. The constraint that connects these two states is the amount of time that the
switch is either in the open or closed position, which is related to the duty cycle of the
system.

State Variables and Their Models
In the ideal boost converter, there are two important state variables that define
the system. The current through the inductor and the voltage across the capacitor.
Using Kirchhoff’s Voltage and Current Laws (KVL and KCL respectively),
mathematical models for these variables can be found.
In the “ON” state, the switch is closed and current through the inductor (iL) is
only dependent on the voltage source Vin and inductor’s inductance L. Using KCL, the
inductor’s current iL is
𝐿

𝑑𝑖𝐿
= 𝑉𝑖𝑛
𝑑𝑡

Since the switch is closed, the voltage on the capacitor vc is only dependent on the
capacitor’s capacitance C and the resistance of the load Rload. Using KVL, the
capacitor’s voltage vc is
𝐶

𝑑𝑣𝑐
𝑣𝑐
=−
𝑑𝑡
𝑅𝑙𝑜𝑎𝑑

These equations must be written in the state-space form of 𝑥̇ = 𝐴𝑥 + 𝐵𝑢, where
𝑖
𝑥 = [ 𝐿]
𝑣𝑐
𝑢 = [𝑉𝑖𝑛 ]
13

In the form of 𝑥̇ = 𝐴𝑂𝑁 𝑥 + 𝐵𝑂𝑁 𝑢, the model for the “ON” state becomes
0
0
1
𝑖𝐿̇
𝑖𝐿
1
[ ] = [0 −
] [ ] + [𝐿] [𝑉𝑖𝑛 ]
𝑣
𝑣𝑐̇
𝑅𝑙𝑜𝑎𝑑 𝐶 𝑐
0
Where
𝐴𝑂𝑁

0
= [0

−

0
1
𝑅𝑙𝑜𝑎𝑑 𝐶

]

1
𝐵𝑂𝑁 = [𝐿]
0
In the “OFF” state, the switch is open and the current through the inductor now
depends on vc. Using KCL, the inductor’s current iL is
𝐿

𝑑𝑖𝐿
= −𝑣𝑐 + 𝑉𝑖𝑛
𝑑𝑡

Since the switch is open, the capacitor’s voltage depends on the current through the
inductor. Using KVL, the capacitor’s voltage vc is
𝐶

𝑑𝑣𝑐
𝑣𝑐
= 𝑖𝐿 −
𝑑𝑡
𝑅𝑙𝑜𝑎𝑑

In the form of 𝑥̇ = 𝐴𝑂𝐹𝐹 𝑥 + 𝐵𝑂𝐹𝐹 𝑢, the model for the “OFF” state becomes
0

𝑖̇
[ 𝐿] = 1
𝑣𝑐̇
[𝐶

−
−

1
𝐿
1

𝑅𝑙𝑜𝑎𝑑 𝐶]

1
𝑖𝐿
[ ] + [𝐿] [𝑉𝑖𝑛 ]
𝑣𝑐
0

Where
0
𝐴𝑂𝐹𝐹 = 1
[𝐶
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−
−

1
𝐿
1

𝑅𝑙𝑜𝑎𝑑 𝐶]

1
𝐵𝑂𝐹𝐹 = [𝐿]
0

Averaging the Models
To derive the final SSA model, these two states are averaged over the
constraint that relates them, which is the duty cycle of the system. This converter is
operating in CCM, thus there are only two duty ratios of a switching period to
consider: the ratio for when the system is in the “ON” state (dcl) and when the system
is in the “OFF” state (dop). Averaged matrices (𝐴̅, 𝐵̅) can be written
𝐴̅ = [𝐴𝑂𝑁 𝑑𝑐𝑙 + 𝐴𝑂𝐹𝐹 𝑑𝑜𝑝 ]
𝐵̅ = [𝐵𝑂𝑁 𝑑𝑐𝑙 + 𝐵𝑂𝐹𝐹 𝑑𝑜𝑝 ]
Using the relationship 1 = 𝑑𝑜𝑝 + 𝑑𝑐𝑙 and converting to duty cycle (𝑑𝑐 = 𝑑𝑐𝑙 ) these
matrices can be rewritten in terms of the duty cycle of the system
𝐴̅ = [𝐴𝑂𝑁 𝑑𝑐 + 𝐴𝑂𝐹𝐹 (1 − 𝑑𝑐 )]
𝐵̅ = [𝐵𝑂𝑁 𝑑𝑐 + 𝐵𝑂𝐹𝐹 (1 − 𝑑𝑐 )]
The averaged matrices then become
0

𝐴̅ = 1 − 𝑑
𝑐
[ 𝐶

1 − 𝑑𝑐
𝐿
1
−
𝑅𝑙𝑜𝑎𝑑 𝐶]
−

1
𝐵̅ = [𝐿]
0
Putting these in the form 𝑥̇ = 𝐴̅𝑥 + 𝐵̅ 𝑢 the final SSA model is obtained
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0

𝑖̇
[ 𝐿] = 1 − 𝑑
𝑣𝑐̇
𝑐
[ 𝐶

1 − 𝑑𝑐
1
𝑖𝐿
𝐿
[ ] + [𝐿] [𝑉𝑖𝑛 ]
1
𝑣𝑐
−
0
𝑅𝑙𝑜𝑎𝑑 𝐶]
−

2.2.2 – Application to Controls
Many boost converters rely on control systems to calculate the correct duty
cycle to provide the required voltage to the load [9, 10, 13]. As shown in Ch. 2.1.3, the
duty cycle is a time varying quantity that depends on the state variables of the system.
This means that the control has a multiplicative nonlinearity and sacrifices many of the
useful approaches that linear systems offer. To circumvent this, the SSA model is used
as a linear approximation to the system and its state equations are used in deriving
transfer functions for control analysis. This is the small-signal analysis approach [1,
14, 15].
For small-signal analysis, the state variables and the control parameters are
replaced with small perturbed quantities. The previous state equations for the SSA
model become
𝐿

𝑑(𝑖𝐿 + 𝑖̃𝐿 )
̃𝑐 )) (𝑣𝑐 + 𝑣̃𝑐 ) + (𝑉𝑖𝑛 + 𝑉
̃
= − (1 − (𝑑𝑐 + 𝑑
𝑖𝑛 )
𝑑𝑡
𝐶

𝑑(𝑣𝑐 + 𝑣̃𝑐 )
𝑣 + 𝑣̃𝑐
̃𝑐 )(𝑖𝐿 + 𝑖̃𝐿 ) − 𝑐
= 1 − (𝑑𝑐 + 𝑑
𝑑𝑡
𝑅𝑙𝑜𝑎𝑑

By definition, the non-perturbed quantities are constant in time. These equations
become
𝐿

𝑑𝑖̃𝐿
̃𝑐 )) (𝑣𝑐 + 𝑣̃𝑐 ) + (𝑉𝑖𝑛 + 𝑉
̃
= − (1 − (𝑑𝑐 + 𝑑
𝑖𝑛 )
𝑑𝑡
𝐶

𝑑𝑣̃𝑐
𝑣 + 𝑣̃𝑐
̃𝑐 )) (𝑖𝐿 + 𝑖̃𝐿 ) − 𝑐
= (1 − (𝑑𝑐 + 𝑑
𝑑𝑡
𝑅𝑙𝑜𝑎𝑑
16

The system for this model is an ideal boost converter with no losses, therefore
there are relations to simplify this expression.
𝑉𝑖𝑛 = (1 − 𝑑𝑐 )𝑣𝑐
𝑣𝑐 = 𝑅𝑙𝑜𝑎𝑑 (1 − 𝑑𝑐 )𝑖𝐿
And since the perturbations are defined to be small, their products are approximated as
zero. Simplifying the above state equations using these relations and approximation,
the state equations become
𝐿
𝐶

𝑑𝑖̃𝐿
̃𝑐 𝑣𝑐 − (1 − 𝑑𝑐 )𝑣̃𝑐 + 𝑉
̃
=𝑑
𝑖𝑛
𝑑𝑡

𝑑𝑣̃𝑐
𝑣̃
̃𝑐 𝑖𝐿 + (1 − 𝑑𝑐 )𝑖̃𝐿 − 𝑐
= −𝑑
𝑑𝑡
𝑅𝑙𝑜𝑎𝑑

The above equations are linear given constant values for the non-perturbed
variables and can be used to derive transfer functions for the system. These transfer
functions can then be used to find optimal control parameters for the boost converter
controller.
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CHAPTER 3

HARDWARE CONVERTER

3.1 – Overview
The hardware is a bidirectional DC-DC boost converter that has been
developed to supply power to a hospital during a power outage. This requires the boost
converter to quickly provide stable power over a wide range of outputs. For this, the
converter uses a secondary inductor after the switches, a nonlinear voltage source,
multiple switching devices, and a control system.

3.2 – Requirements for the Hardware
Due to the environment that the hardware is designed for, strict requirements
on its operation have been implemented. The converter must be able to supply the
necessary power output at the desired voltage level in under 50 ms and have the ability
to be recharged many times before requiring replacement components. For these
reasons, large banks of lithium carbide (LiC) supercapacitors are used as the voltage
supply for the hardware. The maximum potential that a bank of these supercapacitors
can maintain is 420V, and the minimum potential is 250V without risking damage.
The converter must also be able to supply a wide range of power outputs, from
10kW to 250kW. The hardware needs to be designed to prevent high levels of current
from damaging components. The converter is designed to have a voltage output of
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520V, and the desired power outputs can require currents of greater than 1000A to be
necessary.

3.3 – Topology of the Hardware
The converter relies on many devices and systems; the main circuitry for the
hardware’s boost converter functionality can be seen in Fig. 7.
The supercapacitors can be seen in the top left, feeding directly into the six
inductors and switching devices. The currents from the switches then travel to the
capacitor and load, then a secondary inductor. The secondary inductor acts to reduce
the amount of ripple effect that occurs due to the switching behavior of the boost
converter. This is to protect both the load and capacitor from damage.
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Figure 7 Block diagram of the circuitry for the hardware’s boost converter functionality.

3.4 – Non-ideal Voltage Source
The voltage source for the hardware relies on large banks of lithium carbide
(LiC) supercapacitors. Each bank contains 108 of these supercapacitors connected in
series. For an increase of 60kW in the power output, another bank of supercapacitors
is added in parallel with the other banks. For example, for power outputs ranging from
10kW to 50kW, one bank of supercapacitors is connected to the system; for 60kW to
110kW, two banks of supercapacitors are connected. While the system is on, these
supercapacitors drop in potential and act as a non-ideal voltage source. In designing
models for this system, this drop in potential must be accounted for.

3.5 – Six Inductors and Switching Devices
The hardware for the converter must be able to deliver high levels of current to
the load to provide the correct power output. For this, the converter utilizes six
inductors and six insulated-gate bipolar transistor (IGBT) switching devices, which
distribute the current delivered to the load and prevent damage to the switches. To
ensure that the current is distributed evenly, these switches function in a somewhat
cascading fashion; for example, in one cycle the switches 1, 2, 3 are open and 4, 5, 6
are closed, in the next cycle switches 2, 3, 4 are open and 5, 6, 1 are closed. However,
each switch receives its own duty cycle dependent on the current through its inductor.
This means that the cascading nature of the switches is not exact. When the converter
first turns on, all the switches are initialized with the same duty cycle and they cascade
perfectly, but when the duty cycles begin to differ, they cycle independently of each
other.
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3.6 – Hardware Control System
The voltage source and load of the converter are non-ideal and can change in
time. To ensure the proper output of the converter, a control system is implemented to
regulate the switching action of the IGBTs. A voltage-mode with current-mode
controller is used for each switch. There is one voltage-mode PI controller that works
in series with six current-mode PI controllers in the system. A general block diagram
of the system can be seen in Fig. 8.

Figure 8 Block diagram of the control system for the hardware converter.
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The capacitor voltage is measured and compared to the reference voltage. The
difference between these signals is then sent through a PI controller which calculates
an appropriate current for the system, named the commanded current. The current
through each inductor and IGBT is measured and compared to this commanded
current. The difference between the signals is then sent through a PI controller for
each IGBT and the appropriate duty cycle for that IGBT is calculated.
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CHAPTER 4

DEVELOPING AN SSA MODEL OF THE HARDWARE

4.1 – Overview
The state-space average model of the hardware was developed in an iterative
process. First, a model based on a general, ideal boost converter was designed (see Ch.
2.2.1). This general model was then used to develop a model of the converter’s
hardware that accounts for the secondary inductor and parasitic resistances in the
system. The second model was then used to create a model including the non-ideal
nature of the supercapacitor voltage source. Finally, the non-ideal voltage source
model was used to derive a final SSA model that accounts for the six inductors and
switching device pairs, and six independent duty cycles in the hardware. The final
SSA model has eight state variables with no system input.

4.2 – Secondary Inductor and Parasitic Resistances SSA Model
The SSA model of the general, ideal boost converter developed in Ch. 2.2.1
was further developed to include the secondary inductor and parasitic resistances
found in the hardware of the converter that operates in CCM. The secondary inductor
acts to reduce the amount of ripple in the current that is delivered to the load. This
directly affects the power output of the converter and thus the required voltage from
the voltage source and the capacitor that is in parallel with the load.
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Parasitic resistances in the system play an important role in the converter’s
ability to provide the required voltage for the load due to the nature of how a boost
converter functions [4-6]. Since the hardware uses real-world components, the
capacitors, switches, and inductors all have non-negligible resistances. This second
model accounts for these parasitic resistances.

4.2.1 –Topology and States of Second Model
The overall topology and the possible states for the second model can be seen
in Fig. 9. Note that in Fig. 9 (b) & (c), the resistances of inductor L1 (RL1) and the
resistances for the voltage source and its connections have been summed and are
represented by a single resistance before the switch (RBS).
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Figure 9 Second model of boost converter for SSA (a) Overall topology for Second
model (b) "ON" state for the system (c) "OFF" state for the system.

Similar to the ideal boost converter, the “ON” state of the converter is defined
for when the switch is “ON”, or closed, and the “OFF” state of the converter is defined
for when the switch is “OFF”, or open. Once again, the constraint that connects these
two states is the amount of time that the switch is either open or closed, which is
related to the duty cycle of the system

26

4.2.2 – Define State-Variables and Their Models
The key state variables in this model are the current through L1 (iL) and the
voltage across the capacitor (vc). Using Kirchhoff’s Voltage and Current Laws (KVL
and KCL, respectively), equations for these state variables can be found.
In the “ON” state the switch is closed and the current that passes through the
first inductor is dependent on the input voltage (Vin) and the voltage drop for the
resistance before the switch (RBS). Using KCL, the current is
𝐿1

𝑑𝑖𝐿
= −𝑅𝐵𝑆 𝑖𝐿 + 𝑉𝑖𝑛
𝑑𝑡

During the “ON” state, the voltage of the capacitor is only dependent on the
capacitor’s equivalent series resistance (RESR) and the resistance of the load Rload.
Using KVL, the voltage across the capacitor is
𝐶

𝑑𝑣𝑐
𝑣𝑐
=−
𝑑𝑡
𝑅𝑙𝑜𝑎𝑑 + 𝑅𝐸𝑆𝑅

These equations must be written in the state-space form of 𝑥̇ = 𝐴𝑥 + 𝐵𝑢,
where
𝑖
𝑥 = [ 𝐿]
𝑣𝑐
𝑢 = [𝑉𝑖𝑛 ]
In the form of 𝑥̇ = 𝐴𝑂𝑁 𝑥 + 𝐵𝑂𝑁 𝑢, the model for the “ON” state becomes
−

𝑖̇
[ 𝐿] =
𝑣𝑐̇
[

𝑅𝐵𝑆
𝐿1
0

0
−

1
(𝑅𝑙𝑜𝑎𝑑 + 𝑅𝐸𝑆𝑅 )𝐶]

Where
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1
𝑖𝐿
[ ] + [𝐿1 ] [𝑉𝑖𝑛 ]
𝑣𝑐
0

−
𝐴𝑂𝑁 =

𝑅𝐵𝑆
𝐿1
0

[

0
−

1
(𝑅𝑙𝑜𝑎𝑑 + 𝑅𝐸𝑆𝑅 )𝐶]

1
𝐵𝑂𝑁 = [𝐿1 ]
0
In the “OFF” state, the switch is open and the current through the inductor is
now affected by the capacitor and the secondary inductor. Using KCL, the current
through the inductor is
(𝐿1 + 𝐿2 )

𝑑𝑖𝐿
= −(𝑅𝐵𝑆 + 𝑅𝐿2 )𝑖𝐿 − 𝑣𝑐 + 𝑉𝑖𝑛
𝑑𝑡

While in the “OFF” state, the voltage across the capacitor is affected by its own
voltage and the current through L1. Using KVL, the voltage across the capacitor is
𝐶

𝑑𝑣𝑐
𝑅𝑙𝑜𝑎𝑑
𝑣𝑐
=
𝑖𝐿 −
𝑑𝑡
𝑅𝑙𝑜𝑎𝑑 + 𝑅𝐸𝑆𝑅 + 𝑅7
𝑅𝑙𝑜𝑎𝑑 + 𝑅𝐸𝑆𝑅

In the form of 𝑥̇ = 𝐴𝑂𝐹𝐹 𝑥 + 𝐵𝑂𝐹𝐹 𝑢, the model for the “OFF” state becomes
(𝑅𝐵𝑆 + 𝑅𝐿2 )
𝑖̇
(𝐿1 + 𝐿2 )
[ 𝐿] =
𝑣𝑐̇
𝑅𝑙𝑜𝑎𝑑
[(𝑅𝑙𝑜𝑎𝑑 + 𝑅𝐸𝑆𝑅 + 𝑅7 )𝐶
−

1
1
(𝐿1 + 𝐿2 )
𝑖𝐿
[ ] + [(𝐿1 + 𝐿2 )] [𝑉𝑖𝑛 ]
𝑣𝑐
1
−
0
(𝑅𝑙𝑜𝑎𝑑 + 𝑅𝐸𝑆𝑅 )𝐶]
−

Where
(𝑅𝐵𝑆 + 𝑅𝐿2 )
(𝐿1 + 𝐿2 )
=
𝑅𝑙𝑜𝑎𝑑
[(𝑅𝑙𝑜𝑎𝑑 + 𝑅𝐸𝑆𝑅 + 𝑅7 )𝐶
−

𝐴𝑂𝐹𝐹

𝐵𝑂𝐹𝐹

1
(𝐿1 + 𝐿2 )
1
−
(𝑅𝑙𝑜𝑎𝑑 + 𝑅𝐸𝑆𝑅 )𝐶]

1
= [(𝐿1 + 𝐿2 )]
0
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−

4.2.3 – Averaging the States of the Second SSA Model
To derive the SSA model, these two states are averaged over the duty cycle of
the system. This converter is operating in CCM, thus there are only two segments of
time during one switching period to consider for averaging; during 𝑑𝑐 𝑇𝑠 (the “ON”
state), and during (1 − 𝑑𝑐 )𝑇𝑠 (the “OFF” state). The averaged matrices (𝐴̅, 𝐵̅ ) can be
written
𝐴̅ = [𝐴𝑂𝑁 𝑑𝑐 + 𝐴𝑂𝐹𝐹 (1 − 𝑑𝑐 )]
𝐵̅ = [𝐵𝑂𝑁 𝑑𝑐 + 𝐵𝑂𝐹𝐹 (1 − 𝑑𝑐 )]
The averaged matrices become
(𝑅𝐵𝑆 + 𝑅𝐿2 )
𝑅𝐵𝑆
1 − 𝑑𝑐
𝑑𝑐 −
(1 − 𝑑𝑐 )
−
(𝐿1 + 𝐿2 )
(𝐿1 + 𝐿2 )
𝐿1
𝐴̅ =
𝑅𝑙𝑜𝑎𝑑
1
(1 − 𝑑𝑐 ) −
(𝑅𝑙𝑜𝑎𝑑 + 𝑅𝐸𝑆𝑅 )𝐶]
[ (𝑅𝑙𝑜𝑎𝑑 + 𝑅𝐸𝑆𝑅 + 𝑅7 )𝐶
−

𝑑𝑐 (1 − 𝑑𝑐 )
̅
𝐵 = [𝐿1 + (𝐿1 + 𝐿2 )]
0
Putting these in the form 𝑥̇ = 𝐴̅𝑥 + 𝐵̅ 𝑢 the SSA model is obtained
(𝑅𝐵𝑆 + 𝑅𝐿2 )
𝑅𝐵𝑆
𝑑𝑐 −
(1 − 𝑑𝑐 )
𝑖𝐿̇
(𝐿1 + 𝐿2 )
𝐿1
[ ]=
𝑣𝑐̇
𝑅𝑙𝑜𝑎𝑑
(1 − 𝑑𝑐 )
[ (𝑅𝑙𝑜𝑎𝑑 + 𝑅𝐸𝑆𝑅 + 𝑅7 )𝐶
−

1 − 𝑑𝑐
(𝐿1 + 𝐿2 )
𝑖
[ 𝐿]
𝑣𝑐
1
−
(𝑅𝑙𝑜𝑎𝑑 + 𝑅𝐸𝑆𝑅 )𝐶]
−

𝑑𝑐 (1 − 𝑑𝑐 )
+ [𝐿1 + (𝐿1 + 𝐿2 )] [𝑉𝑖𝑛 ]
0

4.3 – Final SSA Model
The voltage source in the hardware for the converter is non-ideal as the voltage
in the supercapacitors drops in time proportional to the current required by the load.
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To compensate for this, the SSA model that has been developed is of a higher-order
than the previous model, with the supercapacitor voltage as a state variable instead of
as an input for the system.
The hardware utilizes six switching devices and inductors, and the current
through each must be monitored. This requires that the developed SSA model must
measure these currents, therefore each inductor’s current is a state variable. The
switches also receive their own duty cycle independently of each other. This means
that there can be many states for the system. However, this will be simplified during
the initial development of this model and expanded upon after a simpler model has
first been defined.

4.3.1 – Topology and States of the Final SSA Model
In this initial model of the hardware, the six switching devices and their
inductors have been simplified to a single switch and inductor. Since the converter
operates in CCM, there are only two states for the system. A diagram of this simplified
converter and its states is shown in Fig. 10. Note that the six switching devices and
their inductors will be represented after the development of this model.
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Figure 10 Final SSA model (a) Overall topology for Final SSA model (b) "ON" state
for the system (c) "OFF" state for the system.

The state of the switch defines the two states of the converter. The “ON” state
corresponds to when the switch is closed, and the “OFF” state corresponds to when the
switch is open. The duty cycle is the constraint over which the two states will be
averaged.
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4.3.2 - Define State-Variables and Their Models
Important key variables for the system are the current through the inductor (iL),
the voltage across the capacitor in parallel with the load (vc), and the voltage supplied
by the banks of supercapacitors (vLiC).
In the “ON” state the switch is closed and the current that passes through the
inductor is dependent on the inductance of the inductor, the voltage drop from the
resistance before the switch, and the voltage supplied by the supercapacitors. Using
KCL, the current for the inductor iL is
𝐿1

𝑑𝑖𝐿
= −𝑅𝐵𝑆 𝑖𝐿 + 𝑣𝐿𝑖𝐶
𝑑𝑡

During the “ON” state the voltage of the capacitor does not interact with the inductor
or voltage supply, and is only dependent on the capacitor’s internal resistance (RESR)
and the resistance of the load Rload. Using KVL, the voltage across the capacitor vc is
𝐶

𝑑𝑣𝑐
𝑣𝑐
=−
𝑑𝑡
𝑅𝑙𝑜𝑎𝑑 + 𝑅𝐸𝑆𝑅

The voltage for the supercapacitors in the “ON” state is dependent on the current
through the inductor and the capacitance of all the supercapacitors in the bank. Using
KVL, the voltage for the voltage supply vLiC is
𝐶𝐿𝑖𝐶

𝑑𝑣𝐿𝑖𝐶
= −𝑖𝐿
𝑑𝑡

These equations must be written in the state-space form of 𝑥̇ = 𝐴𝑥 + 𝐵𝑢, where
𝑖𝐿
𝑥 = [ 𝑣𝑐 ]
𝑣𝐿𝑖𝐶
Note that there is no longer an input for the system since the voltage source is now a
state variable.
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In the form of 𝑥̇ = 𝐴𝑂𝑁 𝑥 + 𝐵𝑂𝑁 𝑢, these equations become
−
𝑖𝐿̇
[ 𝑣𝑐̇ ] =
𝑣̇ 𝐿𝑖𝐶

𝑅𝐵𝑆
𝐿1

0

0

−

1
−
[ 𝐶𝐿𝑖𝐶

1
(𝑅𝑙𝑜𝑎𝑑 + 𝑅𝐸𝑆𝑅 )𝐶
0

1
𝐿1

𝑖𝐿
0 [ 𝑣𝑐 ]
𝑣𝐿𝑖𝐶
0

]

Where the AON matrix takes the form of
−

𝑅𝐵𝑆
𝐿1
0

𝐴𝑂𝑁 =

0
−

1
[ 𝐶𝐿𝑖𝐶

1
(𝑅𝑙𝑜𝑎𝑑 + 𝑅𝐸𝑆𝑅 )𝐶

−

0

1
𝐿1
0
0

]

In the “OFF” state the switch is closed and the inductor interacts with the
entirety of the system. Using KCL, the equation for the inductor’s current iL is
(𝐿1 + 𝐿2 )

𝑑𝑖𝐿
= −(𝑅𝐵𝑆 + 𝑅𝐿2 )𝑖𝐿 − 𝑣𝑐 + 𝑣𝐿𝑖𝐶
𝑑𝑡

Using KVL, the equation for the voltage across the load capacitor during the “OFF”
state vc is
𝐶

𝑑𝑣𝑐
𝑅𝑙𝑜𝑎𝑑
𝑣𝑐
=
𝑖𝐿 −
𝑑𝑡
𝑅𝑙𝑜𝑎𝑑 + 𝑅𝐸𝑆𝑅 + 𝑅7
𝑅𝑙𝑜𝑎𝑑 + 𝑅𝐸𝑆𝑅

The voltage in across the supercapacitors in the “OFF” state remains dependent on
only the current through the inductor, similar to during the “ON” state. Using KVL,
the voltage for the voltage supply vLiC is
𝐶𝐿𝑖𝐶

𝑑𝑣𝐿𝑖𝐶
= −𝑖𝐿
𝑑𝑡

In the form of 𝑥̇ = 𝐴𝑂𝐹𝐹 𝑥 + 𝐵𝑂𝐹𝐹 𝑢, these equations become
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(𝑅𝐵𝑆 + 𝑅𝐿2 )
(𝐿1 + 𝐿2 )
𝑖𝐿̇
𝑅𝑙𝑜𝑎𝑑
[ 𝑣𝑐̇ ] =
(𝑅𝑙𝑜𝑎𝑑 + 𝑅𝐸𝑆𝑅 + 𝑅7 )𝐶
𝑣̇ 𝐿𝑖𝐶
1
−
[
𝐶𝐿𝑖𝐶
−

1
(𝐿1 + 𝐿2 )
1
−
(𝑅𝑙𝑜𝑎𝑑 + 𝑅𝐸𝑆𝑅 )𝐶

1
(𝐿1 + 𝐿2 )

0

0

−

𝑖𝐿
[ 𝑣𝑐 ]
𝑣𝐿𝑖𝐶

0
]

Where the AOFF matrix takes the form of
(𝑅𝐵𝑆 + 𝑅𝐿2 )
(𝐿1 + 𝐿2 )
𝑅𝑙𝑜𝑎𝑑
=
(𝑅𝑙𝑜𝑎𝑑 + 𝑅𝐸𝑆𝑅 + 𝑅7 )𝐶
1
−
[
𝐶𝐿𝑖𝐶
−

𝐴𝑂𝐹𝐹

1
(𝐿1 + 𝐿2 )
1
−
(𝑅𝑙𝑜𝑎𝑑 + 𝑅𝐸𝑆𝑅 )𝐶

1
(𝐿1 + 𝐿2 )

0

0

−

0
]

4.3.3 – Averaging the States of the Final SSA Model
To derive the final SSA model of the simplified hardware converter, the two
states are averaged over the duty cycle of the system. The two segments of time during
one switching period to consider for averaging are: during 𝑑𝑐 𝑇𝑠 (the “ON” state), and
during (1 − 𝑑𝑐 )𝑇𝑠 (the “OFF” state). The averaged matrices (𝐴̅, 𝐵̅) can be written
𝐴̅ = [𝐴𝑂𝑁 𝑑𝑐 + 𝐴𝑂𝐹𝐹 (1 − 𝑑𝑐 )]
𝐵̅ = [𝐵𝑂𝑁 𝑑𝑐 + 𝐵𝑂𝐹𝐹 (1 − 𝑑𝑐 )]
The SSA model for the simplified system becomes
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𝑖𝐿̇
[ 𝑣𝑐̇ ]
𝑣̇ 𝐿𝑖𝐶
(𝑅𝐵𝑆 + 𝑅𝐿2 )
𝑅𝐵𝑆
(1 − 𝑑𝑐 )
𝑑𝑐 −
(𝐿1 + 𝐿2 )
𝐿1
𝑅𝑙𝑜𝑎𝑑
=
(1 − 𝑑𝑐 )
(𝑅𝑙𝑜𝑎𝑑 + 𝑅𝐸𝑆𝑅 + 𝑅7 )𝐶
1
−
[
𝐶𝐿𝑖𝐶
−

1 − 𝑑𝑐
(𝐿1 + 𝐿2 )
1
−
(𝑅𝑙𝑜𝑎𝑑 + 𝑅𝐸𝑆𝑅 )𝐶

𝑑𝑐 (1 − 𝑑𝑐 )
+
𝐿1 𝐿1 + 𝐿2

0

0

−

𝑖𝐿
[ 𝑣𝑐 ]
𝑣𝐿𝑖𝐶

0
]

4.3.4 – SSA Model Accounting for Six Inductors, Switches, and Duty Cycles
Due to the fact that each switch receives its own duty cycle independently of
the other switches, there are a total of 26, or 64, possible states that the system could
exist in at any given time. This requires a very complex SSA averaged model
dependent on future knowledge of the duty cycle for each switch at every moment in
time. To simplify the model, a compromise was made in designing a model that
incorporates all six inductors and switches. Rather than predetermining how each
switch will function in regards to every other switch at every moment in time, the
concept of the developed model is an overlay of six of the previous models, each with
their own duty cycle. A diagram for the system is shown in Fig. 11.
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Figure 11 Diagram of the topology for the hardware converter including all six inductors and switches.

By utilizing the previous model and expanding upon it to include all six
inductor currents and duty cycles, the final SSA model for the hardware is obtained.
𝑎1
𝑖𝐿1̇
0
𝑖𝐿2̇
0
𝑖𝐿3̇
𝑖𝐿4̇
0
=
𝑖𝐿5̇
0
𝑖𝐿6̇
0
𝑣𝑐̇
𝑏1
[𝑣̇ 𝐿𝑖𝐶 ] [ 𝑞

0
𝑎2
0
0
0
0
𝑏2
𝑞

0
0
𝑎3
0
0
0
𝑏3
𝑞

0
0
0
𝑎4
0
0
𝑏4
𝑞

0
0
0
0
𝑎5
0
𝑏5
𝑞

0
0
0
0
0
𝑎6
𝑏6
𝑞

𝑐1
𝑐2
𝑐3
𝑐4
𝑐5
𝑐6
𝑝
0

𝑑1 𝑖𝐿1
𝑑2 𝑖𝐿2
𝑑3 𝑖𝐿3
𝑑4 𝑖𝐿4
𝑑5 𝑖𝐿5
𝑑6 𝑖𝐿6
0 𝑣𝑐
0 ] [𝑣𝐿𝑖𝐶 ]

Where
𝑎𝑖 = −
𝑏𝑖 =

(𝑅𝐵𝑆𝑖 + 𝑅𝐿7 )
𝑅𝐵𝑆𝑖
(1 − 𝑑𝑐𝑖 )
𝑑𝑐𝑖 −
(𝐿𝑖 + 𝐿7 )
𝐿𝑖

𝑅𝑙𝑜𝑎𝑑
(1 − 𝑑𝑐𝑖 )
(𝑅𝑙𝑜𝑎𝑑 + 𝑅𝐸𝑆𝑅 + 𝑅7 )𝐶
𝑐𝑖 = −

1 − 𝑑𝑐𝑖
(𝐿𝑖 + 𝐿2 )

𝑑𝑐𝑖 (1 − 𝑑𝑐𝑖 )
+
𝐿𝑖
𝐿𝑖 + 𝐿7

𝑑𝑖 =

𝑞=−
𝑝=−

1
𝐶𝐿𝑖𝐶

1
(𝑅𝑙𝑜𝑎𝑑 + 𝑅𝐸𝑆𝑅 )𝐶
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CHAPTER 5

COMPARISON OF SIMULATION AND HARDWARE

6.1 – Overview
The SSA model of the hardware was implemented in Matlab/Simulink as a
simulation (see A.1 for an overview of the simulation). Due to the requirement for a
wide range of power outputs, the hardware’s SSA model simulation was compared to
the performance of the hardware at 10kW, 60kW, 120kW, and 250kW. Each of these
power levels required the addition of another bank of supercapacitors for the voltage
source. Important variables that were compared include: the load power, current, and
voltage, the voltage level of the supercapacitors, the current through each inductor,
and each duty cycle.

6.2 – Simulation Procedure
The hardware converter was tested for a given power output and measurements
of important signals were monitored and recorded. These measurements were taken
using current and voltage sensors that recorded the data through a filter. Due to this,
the recorded data is sampled and the current through the inductors appears to have no
ripple effect.
Values necessary for the simulation, such as the initial voltage of the
supercapacitors, the initial duty cycle values, and the gains for the controllers were
input into the Matlab/Simulink simulation. Of key importance was the resistance of
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the load, which changed in time due to its implementation in the hardware. The load
resistance was calculated using the recorded data for the current and voltage of the
load through the relation
𝑅𝑙𝑜𝑎𝑑 =

𝑉𝑙𝑜𝑎𝑑
𝐼𝑙𝑜𝑎𝑑

The resistance as a function of time was then fed directly into the simulation
while it ran. The simulation was then performed and the important signals were
recorded and saved. A comparison of the real-world data and the simulation data were
plotted and compared. Note that only two inductor currents (iL3 and iL6) and the duty
cycle for their respective switches (dc3 and dc6) are plotted due to the high level of
similarity between all inductors and switches.

39

5.3 – Simulation and Hardware Comparison Results
5.3.1 – Load Power

40
Figure 12 Power delivered to the load for each trial. (Blue) Results for the SSA model simulation. (Orange) Results for the hardware.

5.3.2 – Load Current
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Figure 13 Current delivered to the load for each trial. (Blue) Results for the SSA model simulation. (Orange) Results for the
hardware.

5.3.3 – Load Voltage

42
Figure 14 Voltage delivered to the load for each trial. (Blue) Results for the SSA model simulation. (Orange) Results for the
hardware.

5.3.4 – Super Capacitor Voltage

43
Figure 15 Voltage of the banks of supercapacitors for each trial. (Blue) Results for the SSA model simulation. (Orange) Results for the
hardware.

5.3.5 – Inductor Currents

44
Figure 16 Current through the third inductor. (Blue) Results for the SSA model simulation. (Orange) Results for the hardware.

45
Figure 17 Current through the sixth inductor. (Blue) Results for the SSA model simulation. (Orange) Results for the hardware.

5.3.6 – Duty Cycle

46
Figure 18 Duty cycle for the third switch in the system for each trial. (Blue) Results for the SSA model simulation. (Orange) Results
for the hardware.
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Figure 19 Duty cycle for the sixth switch in the system for each trial. (Blue) Results for the SSA model simulation. (Orange) Results
for the hardware.

5.4 – Overview of Simulation and Hardware Comparison
5.4.1 – Load Power, Current, and Voltage
The load power, current, and voltage for low (10kW), medium (60kW and
120kW), and high (250kW) outputs can be seen in Fig. 12–14. At every power output
the simulation matches very closely with the hardware’s experimental data for each
parameter. There are negligible differences between the simulation and hardware
thought to be caused by the fact that the simulation is based on a model for the average
behavior of the system, and the experimental data fluctuates rapidly.

5.4.2 – Super Capacitor Voltage
The voltage for the supercapacitors (vLiC) is shown in Fig. 15. At low (10kW)
and medium (60kW and 120kW) power outputs, the SSA model was able to closely
follow the general behavior of the hardware, with only small deviations. At the high
(250kW) power output, there was a large deviation from 4–16 seconds.

5.4.3 – Inductor Currents
The current through two inductors (L3 and L6) are shown in Fig. 15 and Fig.
16, respectively. At the low (10kW) power output, there was a small, constant
deviation between the SSA model and the hardware. For the medium (60kW and
120kW) outputs, the SSA model closely follows the hardware. At the high (250kW)
output, there is a large deviation in the compared currents, beginning at 4 seconds.
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5.4.4 – Duty Cycle
The duty cycle for two switches (dc3 and dc6) are shown in Fig. 16 and Fig. 17,
respectively. For the low (10kW) power output, there was a nearly constant difference
between the duty cycles of the SSA model and the hardware. However, the constant
error in dc3 was less than that for dc6, which was reflected in the results for the inductor
currents. The simulation also undershot the hardware’s experimental data for dc3 and
overshot it for dc6. This is thought to be due to the fact that the duty cycle at this power
level is low, where small errors would be more noticeable for the simulation.
For the medium (60kW and 120kW) outputs, the SSA model closely agrees
with the experimental results of the hardware. At the high (250kW) power output,
there was a deviation between the SSA model and hardware similar to that seen in the
voltage of the supercapacitors at the same power output.

5.4.5 – Possible Reasons for Deviations at High (250kW) Output
The supercapacitor voltage, inductor currents, and duty cycles are all closely
related as variables that belong to the input stage and come before the switches, and as
such are more dependent on one another. The deviations at high (250kW) power
output in these variables seems to be correlated and are thought to be caused by two
sources. One is the compromise made involving the simplification of the final SSA
model. Instead of considering all 64 possible states for the system, the SSA model
approximates this with a combination of six simpler SSA models. The other is the fact
that the SSA simulation’s load resistance is low (1.23 – 1.27 Ω) and the current is high
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(400–500A, see Fig. 13). At these extreme values, the simulation’s parasitic
resistances could be more influential than in the hardware of the converter.
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CHAPTER 6

CONCLUSION
6.1 – Overview
A state-space averaged model of hardware for a bidirectional DC-DC boost
converter was developed. First, a general model of an ideal boost converter was
derived. This was further developed to include a secondary inductor and parasitic
resistances found in the hardware of the converter. Finally, a third model accounting
for the non-ideal supercapacitor voltage source and the six inductors and switch pairs,
each with their own duty cycle, was designed using the second model as a basis. This
final model was implemented in Matlab/Simulink as a simulation and compared to
experimental data recorded for the hardware.
For all power outputs, the simulation was able to match the hardware’s
experimental data for the load power, current, and voltage very closely. Minor
deviations between the systems are believed to be due to the rapidly fluctuating nature
of the hardware. This makes it difficult for an averaged model to agree exactly with
the experimental data.
For variables that come before the switch: the supercapacitor voltage, inductor
currents, and duty cycles, the simulation was found to be most accurate in the center
range of the expected power outputs (60kW and 120kW) with the simulation agreeing
very well with the experimental data of the hardware. At low power outputs (10kW),
the simulation was able to capture the general behavior of the hardware, however there
was a near constant difference in both the inductor currents and the duty cycles of the

51

system. For high power outputs (250kW), the simulation was initially able to follow
the general behavior of the hardware converter, but was unable to match the hardware
system near the end of the trial. There was an increasing difference between the
simulation and hardware for the supercapacitors’ voltage, inductor currents, and duty
cycles.
Despite these discrepancies, the simulation was determined to be successfully
accurate and will be used in optimizing the hardware converter.

6.2 – Future Work
This work will be used to predict dangerous levels of operation for the
hardware, to optimize the control parameters in its control system, and to determine
how to expand the system for a wider range of applications.
Motivation for the creation of the state-space averaged based simulation was
the fact that the hardware converter had caught on fire twice during its design. This
simulation will be used as a means to predict how the system could react without
having to run a trial on the hardware that could damage it. This is necessary when
components are exchanged, system parameters are altered, or when testing new power
outputs.
The SSA model of the hardware will be used to optimize the control
parameters of the control system. Previously, the control parameters for the converter
were determined using an informed “guess and check” method due to the converters
non-linearity. However, the SSA model offers the means to provide an approximate
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linear description of a non-linear system (see Ch. 2.2.2). This allows for the use of
control optimization techniques based on linear systems.
The hardware converter is designed with the ability to expand the system to
meet a wider range of applications. This model will be used to ensure that when the
converter is expanded, it will be done in an efficient manner. The SSA model and
simulation easily allows for the addition of more inductors and switches, banks of
supercapacitors, and changes to the control system. The model will allow for the
prediction of how the converter will behave before having to build the full system with
the actual hardware.
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APPENDICES
A.1 Implementation in Matlab/Simulink
A.1.1 Overview
The SSA model developed for the converter was implemented in
Matlab/Simulink to simulate the real-world hardware. Implementing the model
included designing subsystems for each of the state variables, as well as a system for
replicating the control system used in the converter. Initializing key components such
as the super capacitors’ initial voltage and inductors’ inductances was completed using
the M-files listed in A.2.

A.1.2 Topology of Simulation
The hardware converter simulation implemented in Matlab/Simulink can be
seen in Fig. 20.

Figure 20 Overall topology of the SSA model simulation.

On the far left of the simulation is the “Supercapacitor” subsystem. This
calculates the voltage level of the supercapacitors and inputs this into the subsystems
for the inductors and switches. The inductors and switches subsystems calculate the
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current for each inductor. These currents are sent to both the subsystem for the
capacitor and load, and the controls subsystem.
The “Capacitor and Load” subsystem determines the voltage and current of the
load. The voltage of the load is sent to the “Control System” subsystem. The current
of the load is used with the voltage to determine the power output of the converter.
The “Control System” subsystem then calculates the appropriate duty cycle for
each switch using the capacitor and load voltage, and the current through each
inductor. These duty cycles are then sent to the “Inductors and Switches” subsystem
and the “Capacitor and Load” subsystem.
The use of a “From Workspace” block can be seen for inputting the resistance
of the load into the simulation. This block takes data from the Matlab workspace and
feeds it directly into the simulation. In the hardware experimental tests, the load is
simulated using a variable resistor. However, the resistance of the load has been
known to fluctuate. To recreate the trials as accurately as possible, the resistance of the
load was calculated using the data from the trials then saved in the Matlab workspace
and loaded directly into Simulink during the simulation.
To record the values of each of these subsystems, “Scope” blocks are placed
on their output. These “Scope” blocks saved the data to the Matlab workspace for use
in analysis.
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A.1.3 Systems in Simulation
Supercapacitor Subsystem

Figure 21 Diagram for the Super Capacitors subsystem.
The diagram of the subsystem for the calculating the voltage of the
supercapacitors (VLiC) is shown in Fig. 21. The voltage for the supercapacitors is
calculated using the equation
6

1
𝑣 = ∫ − (∑ 𝑖𝐿𝑖 ) 𝑑𝑡
𝐶
𝑖=1

The input “Inductor Currents” carries all six inductor currents. These are then
summed, divided by the capacitance of the all the combined capacitors, then integrated
1

using the 𝑠 block.
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Inductors and Switches Subsystem

Figure 22 Diagram for the Inductors and Switches subsystem.
In Fig. 22, the inputs are all six duty cycles, all six inductor currents, the
voltage from the supercapacitors, and the load voltage. The duty cycles and inductor
currents are separated into single values and sent to the appropriate inductor and
switch pair.
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Figure 23 Diagram for the L6 and IGBT subsystem in the Inductors and Switches
subsystem.
In Fig. 23, the calculation of a single inductor current (iL6) is shown. This is
calculated using the equation
𝑖𝐿6 = ∫ [(−

𝑅𝐵𝑆6
(𝑅𝐵𝑆6 + 𝑅7 )
1−𝑑
(1 − 𝑑𝑐6 )) 𝑖𝐿6 − (
𝑑𝑐6 −
)𝑣
𝐿6
𝐿6 + 𝐿7
𝐿6 + 𝐿7 𝑐
+(

𝑑𝑐6 (1 − 𝑑𝑐6 )
+
) 𝑣𝐿𝑖𝐶 ] 𝑑𝑡
𝐿6
𝐿6 + 𝐿7

The inputs iL6, dc6, vc, and vLiC are multiplied by the appropriate values to
create each term in the above equation. These terms are then summed and integrated to
create the correct current for the sixth inductor.
The output from each inductor and switch pair is then combined into the single
output named “Inductor Currents”.
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Capacitor and Load Subsystem

Figure 24 Diagram for the Capacitor and Load subsystem.
In Fig. 24, the inputs are all six duty cycles, all six inductor currents, and the
load resistance. The equation for calculating the load voltage (vc) is
6

1
𝑅𝐿𝑜𝑎𝑑
1
𝑣𝑐 = ∫ {(
) ∑[(1 − 𝑑𝑐𝑖 )𝑖𝐿𝑖 ] − (
) 𝑣 } 𝑑𝑡
𝐶 𝑅𝐿𝑜𝑎𝑑 + 𝑅𝐸𝑆𝑅 + 𝑅7
𝑅𝐿𝑜𝑎𝑑 + 𝑅𝐸𝑆𝑅 𝑐
𝑖=1

The duty cycles and inductor currents are separated into single values to form
the sum then multiplied by the corresponding resistances. The vc term is then
subtracted from this sum and the value is divided by the capacitance of the capacitor in
parallel with the load. This signal is then integrated and becomes the output “Load
Voltage”.
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The output “Load Current” is calculated from the load voltage divided by the
resistance of the load and the ESR of the capacitor.

Control Subsystem

Figure 25 Diagram for the Control System subsystem.
In Fig. 25, a block diagram of the entire control system can be seen. The load
voltage is compared to the reference voltage (Vref) and the difference is sent to the
voltage-mode controller. The voltage-mode controller determines the appropriate
current for the inductors and this commanded current is sent to each current-mode
controller where the appropriate duty cycle for each switch is calculated.
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Figure 26 Diagram for the Voltage-mode Controller subsystem in the Control System
subsystem.
Fig. 26 shows the system in the “Voltage-mode Controller” subsystem. The
system is a direct implementation of a discrete time PI controller with output
saturation using an anti-windup back-calculation method. The system follows the
equation
𝐼𝑐𝑜𝑚𝑚 = [𝑘𝑣𝑝 + 𝑘𝑣𝑖 𝑇𝑠

1
𝐼𝑠𝑎𝑡 − 𝐼𝑐𝑜𝑚𝑚
] 𝑉𝑒𝑟𝑟𝑜𝑟 + 𝑘𝑎𝑤 (
)
𝑧−1
𝑧

Since there are six switches in the system, this commanded current is then
divided by six to evenly distribute the current.
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Figure 27 Diagram for the Current-Mode Controller 6 subsystem in the Control
System subsystem.
Fig. 27 shows the system in the “Current-mode Controller 6” subsystem. The
system is a direct implementation of a discrete time PI controller with output
saturation using an anti-windup back-calculation method. First, the system finds the
difference between the current in the inductor and the commanded current to find the
current error (Ierror), then the system follows the equation
𝑑𝑐6 = [𝑘𝑖𝑝 + 𝑘𝑖𝑖 𝑇𝑠

1
𝑑𝑐6 𝑠𝑎𝑡 − 𝑑𝑐6
] 𝐼𝑒𝑟𝑟𝑜𝑟 + 𝑘𝑎𝑤 (
)
𝑧−1
𝑧
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A.2 M-Files for Simulations
A.2.1 – Values Constant for Each Simulation
%Overall system values
runT = 16.9;
%Run time of simulation
fs = 20e3;
%Switching frequency for system
Ts = 1/fs;
%Switching period for system
D1 = 0.23;
%Initial value for duty cycle
%Inductors in series with IGBTs
L1_I = 219.6e-6; %Inductance for Inductor 1
L2_I = 213.0e-6; %Inductance for Inductor 2
L3_I = 261.9e-6; %Inductance for Inductor 3
L4_I = 237.4e-6; %Inductance for Inductor 4
L5_I = 228.4e-6; %Inductance for Inductor 5
L6_I = 218.1e-6; %Inductance for Inductor 6
L1_R = 0.091;
%Resistance for Inductor 1
L2_R = 0.116;
%Resistance for Inductor 2
L3_R = 0.098;
%Resistance for Inductor 3
L4_R = 0.189;
%Resistance for Inductor 4
L5_R = 0.071;
%Resistance for Inductor 5
L6_R = 0.038;
%Resistance for Inductor 6
%Inductor in series with the load
L7_I = 1e-6;
%Inductance
L7_R = 0.0650;
%Resistance
%Capacitor || with the load values
C18_C = 1420e-6; %Capacitance
C18_V = 520;
%Initial voltage
C18_R = 1.1e-3;
%Resistance

%Calculating the before switch resistance for each inductor and switch
R_BS = SC_R*1.2 + SCV_R;
R_BS6 = R_BS + L6_R;
%Resistance before switch 6
R_BS5 = R_BS + L5_R;
%Resistance before switch 5
R_BS4 = R_BS + L4_R;
%Resistance before switch 4
R_BS3 = R_BS + L3_R;
%Resistance before switch 3
R_BS2 = R_BS + L2_R;
%Resistance before switch 2
R_BS1 = R_BS + L1_R;
%Resistance before switch 1
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A.2.1 – 10kW Trial M-file
%Control System Values
Kvp = XX;
%Proportional Gain for voltage-mode controller
Kvi = XX;
%Integral Gain for voltage-mode controller
Kip = XX;
%Proportional Gain for current-mode controllers
Kii = XX;
%Integral Gain for current-mode controllers
V_ref = 520;
%Reference voltage
antiWindV = 0; %Initial anti windup for voltage
Kaw = 1;
%Anti-windup coefficient

%Values for Super Capacitor Banks
numOfShelves = 1;
%Number of shelves of caps: 1 shelf/60kW load
SC_C = 30.5556 * 0.85;
%Capacitance for 1 shelf
SC_C = numOfShelves * SC_C;
%Capacitance for all shelves
SC_V = 397;
%Initial voltage
SC_R = 0.1 * 1.2;
%Internal Resistance of 1 shelf
SC_R = 1./(numOfShelves./SC_R); %Resistance for all shelves
SCV_R = 10e-6;
%Connection Resistance

%Importing data for Load Resistance
%Extracts data from Excel file used to record trial values
LoadXLS =
[xlsread('serial_sc10k.xls','serial_sc10k','A2:A801')-0.025
xlsread('serial_sc10k.xls','serial_sc10k','AB2:AB801')];
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A.2.2 – 60kW Trial M-file
%Control System Values
Kvp = XX;
%Proportional Gain for voltage-mode controller
Kvi = XX;
%Integral Gain for voltage-mode controller
Kip = XX;
%Proportional Gain for current-mode controllers
Kii = XX;
%Integral Gain for current-mode controllers
V_ref = 520;
%Reference voltage
antiWindV = 0; %Initial anti windup for voltage
Kaw = 1;
%Anti-windup coefficient
%Values for Super Capacitor Banks
numOfShelves = 2;
%Number of shelves of caps: 1 shelf/60kW load
SC_C = 30.5556 * 0.85;
%Capacitance for 1 shelf
SC_C = numOfShelves * SC_C;
%Capacitance for all shelves
SC_V = 385;
%Initial voltage
SC_R = 0.1 * 1.2;
%Internal Resistance of 1 shelf
SC_R = 1./(numOfShelves./SC_R); %Resistance for all shelves
SCV_R = 10e-6;
%Connection Resistance

%Importing data for Load Resistance
%Extracts data from Excel file used to record trial values
LoadXLS =
[xlsread('serial_sc60k_gains3.4.xls','serial_60kw_gains3','A2:A1135')-0.015
xlsread('serial_sc60k_gains3.4.xls','serial_60kw_gains3','AA2:AA1135')];
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A.2.3 – 120kW Trial M-file
%Control System Values
Kvp = XX;
%Proportional Gain for voltage-mode controller
Kvi = XX;
%Integral Gain for voltage-mode controller
Kip = XX;
%Proportional Gain for current-mode controllers
Kii = XX;
%Integral Gain for current-mode controllers
V_ref = 520;
%Reference voltage
antiWindV = 0; %Initial anti windup for voltage
Kaw = 1;
%Anti-windup coefficient

%Values for Super Capacitor Banks
numOfShelves = 3;
%Number of shelves of caps: 1 shelf/60kW load
SC_C = 30.5556 * 0.85;
%Capacitance for 1 shelf
SC_C = numOfShelves * SC_C;
%Capacitance for all shelves
SC_V = 385;
%Initial voltage
SC_R = 0.1 * 1.2;
%Internal Resistance of 1 shelf
SC_R = 1./(numOfShelves./SC_R); %Resistance for all shelves
SCV_R = 10e-6;
%Connection Resistance

%Importing data for Load Resistance
%Extracts data from Excel file used to record trial values
LoadXLS =
[xlsread('120kw_new_gains.xlsx','120kw_new_gains','A2:A4251')-0.004
xlsread('120kw_new_gains.xlsx','120kw_new_gains','AA2:AA4251')];
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A.2.4 – 250kW Trial M-file
%Control System Values
Kvp = XX;
%Proportional Gain for voltage-mode controller
Kvi = XX;
%Integral Gain for voltage-mode controller
Kip = XX;
%Proportional Gain for current-mode controllers
Kii = XX;
%Integral Gain for current-mode controllers
V_ref = 520;
%Reference voltage
antiWindV = 0; %Initial anti windup for voltage
Kaw = 1;
%Anti-windup coefficient

%Values for Super Capacitor Banks
numOfShelves = 4;
%Number of shelves of caps: 1 shelf/60kW load
SC_C = 30.5556 * 0.85;
%Capacitance for 1 shelf
SC_C = numOfShelves * SC_C;
%Capacitance for all shelves
SC_V = 385;
%Initial voltage
SC_R = 0.1 * 1.2;
%Internal Resistance of 1 shelf
SC_R = 1./(numOfShelves./SC_R); %Resistance for all shelves
SCV_R = 10e-6;
%Connection Resistance

%Importing data for Load Resistance
%Extracts data from Excel file used to record trial values
LoadXLS =
[xlsread('250kw_4p_newcapsgains.xls','250kw_4p_newcapsgains','A2:A2255')-0.0196
xlsread('250kw_4p_newcapsgains.xls','250kw_4p_newcapsgains','AF2:AF2255')];

67

BIBLIOGRAPHY

[1] P. T. Krein, Elements of Power Electronics, Oxford University Press, 1997
[2] B. T. Lynch, “Under the hood of a DC/DC boost converter”, presented at the
TI Power Supply Design Seminar Dallas TX, 2008. Retrieved from:
http://www.ti.com/download/trng/docs/seminar/Topic_3_Lynch.pdf
Date Accessed: 8/17/2016
[3] L. Zhao, J. Qian and Texas Instruments, “DC-DC Power Conversions and
System Design Considerations for Battery Operated System”, January, 2006,
Retrieved from:
http://focus-webapps.ti.com/download/trng/docs/seminar/Topic%206%20%20DCDC%20Power%20Conversion%20and%20System%20Design%20Considerati
ons%20for%20Battery%20Operated%20System.pdf
Date Accessed: 2/5/2017
[4] W. M. Polivka, P. R. K. Chetty and R. D. Middlebrook, “State-Space Average
Modelling of Converters with Parasitics and Storage-Time Modulation”, in
Proc. IEEE Power Electronics Specialists Conference, pp. 119-143, 1980.
[5] A. Ghosh, M. Kandpal, “State-space average Modeling of DC-DC Converters
with parasitic in Discontinuous Conduction Mode (DCM)”, Department of
Electrical Engineering National Institute of Technology, Rourkela, India, 2010.
Retrieved from:
https://pdfs.semanticscholar.org/a262/ce31d0de01ca59fd71653b030ed451d83f
ca.pdf
Date Accessed: 8/17/2016
[6] H. Abdelgawad & V. Sood, “Average Model of Boost Converter, including
Parasitics, operating in Discontinuous Conduction Mode (DCM)”,
International Journal on Power Engineering and Energy, vol. 7, no. 2, pp.
636-646, April, 2016.
[7] Challa Mohana Krishna, Saritha B and Narayanan G, “Computationally
efficient models for simulation of non-ideal DC–DC converters operating in
continuous and discontinuous conduction modes”, Sadhana, vol. 40, part 7, pp.
2045–2072, October, 2015.
[8] C.A. Nwosu. “State-Space Averaged Modeling of a Nonideal Boost
Converter”, Pacific Journal of Science and Technology, vol. 9, no. 2, pp. 302308, 2008.

68

[9] M. Bhardwaj, “Modeling Bi-Directional Buck/Boost Converter for Digital
Control Using C2000 Microcontrollers”, Texas Instruments Application
Report SPRABX5, 2015.
[10] W. Zhang, X. Tan, K. Wang, T. Li and J.Chen, “Design for boost DC-DC
converter controller based on state-space average method”, Integrated
Ferroelectrics, vol. 172, no. 1, pp. 152–159, 2016.
[11] C.T.Rim, G.BJoung, G.H.Cho, “A State-Space Modelling of Non-Ideal DCDC Converters”, in Proc. 19th Annual IEEE Power Electronics Specialists
Conference, pp. 943-950, 1988.
[12] V. Biolkova , Z. Kolka , D. Biolek , “State-space averaging (SSA) revisited:
on the accuracy of SSA-based line-to-output frequency responses of switched
DC–DC converters”, WSEAS Trans. Circuits Syst., vol. 9, no. 2 , pp. 81-90,
2010.
[13] S. H. A. Moghaddam, A. Ayatollahi, A. Rahmati, “Modeling and Current
Programmed Control of a Bidirectional Full Bridge DC-DC Converter”,
Energy and Power Engineering, vol. 4, pp. 107-116, 2012.
[14] M. S. K. Reddy, Ch. Kalyani, M. Uthra and D. Elangovan, “A Small Signal
Analysis of DC-DC Boost Converter”, Indian Journal of Science and
Technology, vol. 8, pp. 1-6, January, 2015.
[15] A. K. Rathore, “Small Signal Modeling of Boost Converter”, Department of
Electrical and Computer Engineering National University of Singapore.
Retrieved from:
https://www.ece.nus.edu.sg/stfpage/akr/ssmboost.pdf
Date Accessed: 3/12/17

69

